Memory Aware Scheduling in Mixed Criticality Systems.

Date of Submission

December 2017

Date of Award

Winter 12-12-2018

Institute Name (Publisher)

Indian Statistical Institute

Document Type

Master's Dissertation

Degree Name

Master of Technology

Subject Name

Computer Science

Department

Advance Computing and Microelectronics Unit (ACMU-Kolkata)

Supervisor

Banerjee, Ansuman (ACMU-Kolkata; ISI)

Abstract (Summary of the Work)

Mixed criticality systems integrate tasks of different criticality levels on the same platform. In order to ensure safety of such systems, we need to guarantee that all critical tasks must complete their execution prior to their deadlines. In normal architectural platforms, DRAM controllers generally serve the memory requests on an open page policy. So DRAM controllers that are used in normal architecture cannot serve all the memory requests and hence all the tasks often cannot meet their deadlines. In this work, we propose a novel approach for bank aware memory allocation of tasks which can significantly improve the performance of these mixed criticality systems. Experimental results on different benchmarks show the efficacy of our proposed scheme.

Comments

ProQuest Collection ID: http://gateway.proquest.com/openurl?url_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:dissertation&res_dat=xri:pqm&rft_dat=xri:pqdiss:28843186

Control Number

ISI-DISS-2017-366

Creative Commons License

Creative Commons Attribution 4.0 International License
This work is licensed under a Creative Commons Attribution 4.0 International License.

DOI

http://dspace.isical.ac.in:8080/jspui/handle/10263/6891

This document is currently not available here.

Share

COinS